


Verilog HDL

Complete Notes · Basics to Advanced RTL Design

CPU · DMA · Interrupts · UART · SPI · FSM · ALU



Designed By **Naravamakula Karthik Reddy**

Verilog HDL | Digital Design | RTL Engineering

Complete Reference — Basic to Advanced · 20 Chapters · Real-World Projects

■ Table of Contents

Ch	Title	Topics Covered
1	Introduction to Verilog	HDL vs Software, Design Flow, Abstraction Levels
2	Basic Syntax & Structure	Modules, Ports, Comments, Identifiers
3	Data Types	wire, reg, integer, vectors, arrays, 4-value logic
4	Operators	Arithmetic, Bitwise, Logical, Reduction, Ternary
5	Numbers & Constants	Formats, parameter, localparam, `define
6	Gate-Level Modeling	Primitive gates, structural, delays
7	Dataflow Modeling	assign, continuous logic, full adder
8	Behavioral Modeling	always, initial, blocking/non-blocking
9	Conditional Statements	if-else, case, casex, casez
10	Loops	for, while, repeat, forever
11	Sequential Circuits	Flip-flops, registers, counters, shift regs
12	Finite State Machines	Moore, Mealy, 3-block style, one-hot
13	Hierarchical Design	Instantiation, named/positional ports
14	Parameters & Generate	Reusable modules, genvar, for-generate
15	Tasks & Functions	Code reuse, differences, recursive
16	Testbenches	Stimulus, system tasks, self-checking TB
17	Compiler Directives	`timescale, `define, `include, `ifdef
18	Memory Modeling	RAM, ROM, FIFO, readmemh, CDC
19	Real-World RTL Projects	CPU+Interrupts, DMA, UART, SPI, I2C, VGA
20	Quick Reference	Templates, golden rules, tool guide

Verilog is a Hardware Description Language (HDL) used to model, simulate, and synthesize digital circuits. Created in 1984 at Gateway Design Automation, standardized as IEEE 1364-1995, updated in Verilog-2001, and extended to SystemVerilog (IEEE 1800). It is used in every chip — CPUs, GPUs, FPGAs, ASICs.

Software vs Hardware

Concept	Software (C/Python)	Verilog (HDL)
Execution	Sequential — one line at a time	Parallel — all hardware runs at once
Runs on	CPU / Processor	FPGA / ASIC Silicon
Timing	OS-managed time	Nanosecond precision
Variables	RAM memory locations	Physical wires and registers
Output	Executable binary	Synthesized gate-level netlist
Debugging	Print statements / IDE debugger	Simulation waveforms (GTKWave)

Design Flow

1. Spec → 2. RTL Coding (Verilog) → 3. Simulation (Icarus/ModelSim) → 4. Synthesis (Vivado/Quartus) → 5. Place & Route → 6. Timing Analysis → 7. FPGA Programming

Abstraction Levels

Level	What it models	Example
Behavioral	High-level functional description	always + if/case (most common RTL)
RTL	Register transfer operations	Clocked always blocks
Gate	Logic gate connections	and, or, not primitives
Switch	Transistor switches	nmos, pmos (rarely used)

2 Basic Syntax & Structure



Module — The Building Block

Verilog

```
1  `timescale 1ns / 1ps          // time unit / precision
2
3  // Single-line comment
4  /* Multi-line comment */
5
6  module my_module #(
7      parameter WIDTH = 8        // parameter with default
8  ) (
9      input          clk,        // 1-bit input
10     input          rst_n,      // active-low reset
11     input [WIDTH-1:0] data_in,
12     output reg [WIDTH-1:0] data_out,
13     output wire     valid
14 );
15     wire [WIDTH-1:0] temp;
16     reg [3:0]        counter;
17
18     // logic here ...
19
20 endmodule
```

Naming Conventions

Convention	Usage	Example
snake_case	Signal names	data_valid, byte_count
UPPER_CASE	Parameters	DATA_WIDTH, MAX_ADDR
_n suffix	Active-low signals	rst_n, cs_n, oe_n
_i / _o suffix	Input / Output ports	clk_i, data_o
u_ prefix	Module instances	u_alu, u_fifo
s_ prefix	State registers	s_state, s_next


```

1 // ■ Net types ████████████████████████████████████████████████████
2 wire          y;                                // 1-bit connection (most common)
3 wire [7:0]    data_bus;                        // 8-bit bus
4 tri  [7:0]    tristate_bus;                    // tri-state bus
5 supply1      vdd;                              // tied to logic 1
6 supply0      gnd;                              // tied to logic 0
7
8 // ■ Variable types ████████████████████████████████████████████████████
9 reg          q;                                // 1-bit storage
10 reg [7:0]    byte_val;                         // 8-bit register
11 reg [31:0]   word;                             // 32-bit
12 reg signed [15:0] signed_val;                 // signed 16-bit
13
14 integer     i, j;                               // 32-bit signed (for loops)
15 real        pi = 3.14159;                      // 64-bit float (sim only)
16 time       t_start;                            // 64-bit sim time
17
18 // ■ Arrays (Memory) ████████████████████████████████████████████████████
19 reg [7:0]    mem [0:255];                       // 256 x 8-bit RAM
20 reg [15:0]   rom [0:1023];                     // 1024 x 16-bit ROM
21 reg [3:0]    lut [0:15];                       // 16-entry lookup table

```

Four-Value Logic

Value	Meaning	Typical Source
0	Logic zero	GND, driven low, reset
1	Logic one	VDD, driven high
x	Unknown	Uninitialized reg, bus conflict
z	High impedance	Undriven wire, tri-state output

[illegible]

[illegible]

Verilog

```

1  module gates_example (input a, b, c, output y1,y2,y3,y4,y5);
2      and    g1 (y1, a, b);           // AND
3      or     g2 (y2, a, b);           // OR
4      not    g3 (y3, a);              // NOT
5      nand   g4 (y4, a, b);           // NAND
6      xor    g5 (y5, a, b, c);        // 3-input XOR
7      and    #(5) g6 (y6, a, b);      // 5 ns delay
8      and    #(3,5) g7 (y7, a, b);    // rise=3ns fall=5ns
9  endmodule

```

Gate	Output is HIGH when...	Use Case
and	ALL inputs HIGH	Enable / mask logic
or	ANY input HIGH	Priority / OR bus
not	Input is LOW	Signal inversion
nand	NOT all inputs HIGH	Universal gate (saves area)
xor	Inputs DIFFERENT	Parity, adder sum
xnor	Inputs SAME	Equality comparator
buf	Always = input	Drive strength booster

Verilog

```
1 // Continuous assign – always active
2 assign y      = a & b;
3 assign sum    = a ^ b ^ cin;
4 assign carry  = (a&b) | (b&cin) | (a&cin);
5 assign out    = sel ? a : b;          // 2:1 MUX
6 assign {co,s} = a + b + cin;          // full adder
7 assign sign_ext= {{8{data[7]}}, data}; // sign-extend 8→16
8 assign parity = ^data_byte;          // parity bit
9
10 // 4-bit ripple carry adder
11 module full_adder (input a,b,cin, output sum,cout);
12     assign sum  = a ^ b ^ cin;
13     assign cout = (a&b)|(b&cin)|(a&cin);
14 endmodule
15
16 module rca4 (input [3:0] a,b, input cin, output [3:0] sum, output cout);
17     wire c1,c2,c3;
18     full_adder fa0(.a(a[0]),.b(b[0]),.cin(cin), .sum(sum[0]),.cout(c1));
19     full_adder fa1(.a(a[1]),.b(b[1]),.cin(c1), .sum(sum[1]),.cout(c2));
20     full_adder fa2(.a(a[2]),.b(b[2]),.cin(c2), .sum(sum[2]),.cout(c3));
21     full_adder fa3(.a(a[3]),.b(b[3]),.cin(c3), .sum(sum[3]),.cout(cout));
22 endmodule
```


always Blocks


```
Verilog
```

```
// Combinational – use @(*)  
always @(*) begin  
    y = a & b;  
end  
  
// Sequential – posedge/negedge  
always @(posedge clk or negedge rst_n) begin  
    if (!rst_n) q <= 1'b0; // async active-low reset  
    else        q <= d;     // capture on rising edge  
end
```

Blocking vs Non-Blocking



```
Verilog
```

```
1 // Blocking = (combinational always)
2 always @(*) begin
3     temp = a + b;           // executes immediately
4     out = temp & mask;      // uses updated temp
5 end
6
7 // Non-Blocking <= (sequential always)
8 // ALL right-hand sides evaluated FIRST, then assigned
9 always @(posedge clk) begin
10     q1 <= d;                // shift register: q1 gets d
11     q2 <= q1;              // q2 gets OLD q1 (correct!)
12 end
```

■ Warning: Never mix = and <= in the same always block. Use = for combinational, <= for clocked. Violation #1 bug source.

Conditional Statements



37 end

10 Loops



Verilog

```
1 // ■■ for loop (synthesizable, unrolled to hardware) ■■■■■■■■
2 integer i;
3 always @(*) begin
4     for (i = 0; i < 8; i = i + 1)
5         out[i] = in_a[i] & in_b[i];    // 8 AND gates in parallel
6 end
7
8 // ■■ while (bounded – synthesizable) ■■■■■■■■■■■■■■■■■■■■■■
9 integer k = 0;
10 always @(*) begin
11     result = 0;
12     k = 0;
13     while (k < DATA_W) begin
14         result = result + data[k];
15         k = k + 1;
16     end
17 end
18
19 // ■■ repeat (fixed iterations) ■■■■■■■■■■■■■■■■■■■■■■
20 initial begin
21     repeat(8) @(posedge clk);    // wait 8 clock cycles
22 end
23
24 // ■■ forever (testbench clock) ■■■■■■■■■■■■■■■■■■■■■■
25 initial begin
26     clk = 0;
27     forever #5 clk = ~clk;        // 100 MHz clock
28 end
```

■ Tip: Use for loops with constant bounds for synthesizable code. The synthesis tool unrolls them into parallel hardware. forever/while with #delays are simulation-only.

11 Sequential Circuits



Flip-Flop Variants

Verilog

```
1 // D FF – async active-low reset
2 module dff (input clk, rst_n, d, output reg q);
3     always @(posedge clk or negedge rst_n) begin
4         if (!rst_n) q <= 1'b0;
5         else q <= d;
6     end
7 endmodule
8
9 // D FF – sync reset + enable
10 module dff_en (input clk, rst_n, en, d, output reg q);
11     always @(posedge clk) begin
12         if (!rst_n) q <= 1'b0;
13         else if (en) q <= d;
14     end
15 endmodule
16
17 // N-bit register
18 module reg_N #(parameter N=8) (
19     input clk, rst_n, load, input [N-1:0] din, output reg [N-1:0] dout);
20     always @(posedge clk or negedge rst_n) begin
21         if (!rst_n) dout <= {N{1'b0}};
22         else if (load) dout <= din;
23     end
24 endmodule
```

Counter & Shift Register

```
1 // Up/Down counter
2 module counter #(parameter N=4) (
3     input clk,rst_n,en,up_down, output reg [N-1:0] count);
4     always @(posedge clk or negedge rst_n) begin
5         if (!rst_n)    count <= {N{1'b0}};
6         else if (en)    count <= up_down ? count+1 : count-1;
7     end
8 endmodule
9
10 // 8-bit SIPO shift register
11 module sipo (input clk,rst_n,si, output reg [7:0] po);
12     always @(posedge clk or negedge rst_n) begin
13         if (!rst_n) po <= 8'h00;
14         else        po <= {po[6:0], si}; // shift left, feed serial in
15     end
16 endmodule
```

12 Finite State Machines (FSM)



Type	Output depends on	Timing
Moore	Current state only	Slightly slower, more stable outputs
Mealy	State AND inputs	Faster response, can glitch

3-Block Moore FSM — Traffic Light

Verilog

```
1  module traffic_light (input clk, rst_n, output reg [1:0] light);
2      localparam [1:0] S_RED=2'b00, S_GREEN=2'b01, S_YELLOW=2'b10;
3      reg [1:0] state, next_state;
4
5      // BLOCK 1: State register (sequential)
6      always @(posedge clk or negedge rst_n) begin
7          if (!rst_n) state <= S_RED;
8          else      state <= next_state;
9      end
10
11     // BLOCK 2: Next-state logic (combinational)
12     always @(*) begin
13         case (state)
14             S_RED:    next_state = S_GREEN;
15             S_GREEN:  next_state = S_YELLOW;
16             S_YELLOW: next_state = S_RED;
17             default:  next_state = S_RED;
18         endcase
19     end
20
21     // BLOCK 3: Output logic – Moore (state only)
22     always @(*) begin
23         case (state)
24             S_RED:    light = 2'b00;
25             S_GREEN:  light = 2'b10;
26             S_YELLOW: light = 2'b01;
27             default:  light = 2'b00;
28         endcase
29     end
30 endmodule
```

13 Hierarchical Design



Verilog

```
1  module top (input clk, rst_n, input [7:0] a, b, output [7:0] result);
2      wire [7:0] sum_w, alu_out;
3
4      // Named port mapping – ALWAYS use this
5      adder_8bit u_adder (
6          .clk(clk), .a(a), .b(b),
7          .sum(sum_w), .cout() // unconnected – leave empty
8      );
9
10     // With parameter override
11     alu #(.WIDTH(8)) u_alu (
12         .clk(clk), .rst_n(rst_n),
13         .op_a(a), .op_b(b), .result(alu_out)
14     );
15
16     assign result = alu_out;
17 endmodule
```


14 Parameters & Generate Blocks



Verilog

```
1 // Parameterized module
2 module counter #(parameter N=4, INIT=0) (
3     input clk,rst_n,en, output reg [N-1:0] count);
4     always @(posedge clk or negedge rst_n) begin
5         if (!rst_n) count <= INIT[N-1:0];
6         else if (en) count <= count + 1;
7     end
8 endmodule
9
10 // Instantiate with different widths
11 counter #(.N(4))  c4  (.clk(clk),.rst_n(rst_n),.en(1'b1),.count(c4o));
12 counter #(.N(8))  c8  (.clk(clk),.rst_n(rst_n),.en(1'b1),.count(c8o));
13 counter #(.N(16)) c16 (.clk(clk),.rst_n(rst_n),.en(en16),.count(c16o));
14
15 // Generate: 8 flip-flop chain
16 module ff_chain #(parameter N=8) (input clk,rst_n,d, output q);
17     wire [N-1:0] chain;
18     genvar i;
19     generate
20         for (i=0; i<N; i=i+1) begin : ff_gen
21             if (i==0) dff u (.clk(clk),.rst_n(rst_n),.d(d), .q(chain[0]));
22             else      dff u (.clk(clk),.rst_n(rst_n),.d(chain[i-1]),.q(chain[i]));
23         end
24     endgenerate
25     assign q = chain[N-1];
26 endmodule
```

15 Tasks & Functions



Verilog

```
1 // Function – returns a value, NO delays allowed
2 function [7:0] add_bytes;
3     input [7:0] a, b;
4     begin add_bytes = a + b; end
5 endfunction
6
7 // Automatic recursive function
8 function automatic [31:0] factorial;
9     input [4:0] n;
10    begin
11        if (n <= 1) factorial = 1;
12        else factorial = n * factorial(n-1);
13    end
14 endfunction
15
16 // Task – multiple outputs, delays allowed
17 task apply_reset;
18     input [7:0] hold_cycles;
19     begin
20         rst_n = 1'b0;
21         repeat(hold_cycles) @(posedge clk);
22         @(posedge clk); rst_n = 1'b1;
23         $display("[%0t] Reset released", $time);
24     end
25 endtask
26
27 // Usage
28 result = add_bytes(8'hAA, 8'h11);
29 initial begin apply_reset(8'd5); end
```

16 Testbenches & Verification



Verilog

```
1  `timescale 1ns/1ps
2  module tb_counter;
3      reg  clk, rst_n, en, up_down;
4      wire [3:0] count;
5      integer fail_count = 0;
6
7      counter #(N(4)) dut (
8          .clk(clk), .rst_n(rst_n), .en(en),
9          .up_down(up_down), .count(count)
10     );
11
12     initial clk = 1'b0;
13     always #5 clk = ~clk;    // 100 MHz
14
15     initial begin
16         $dumpfile("tb.vcd"); $dumpvars(0, tb_counter);
17         {rst_n,en,up_down} = 0; #22;
18         rst_n=1; en=1; up_down=1;    // count up
19         repeat(20) @(posedge clk);
20         up_down=0;    // count down
21         repeat(10) @(posedge clk);
22         if (fail_count==0) $display("[PASS] All tests passed!");
23         $finish;
24     end
25     initial $monitor("t=%0t rst=%b en=%b count=%0d", $time, rst_n, en, count);
26 endmodule
```

System Tasks Reference

Task	Description	Example
<code>\$display</code>	Print once now	<code>\$display("val=%d", x)</code>
<code>\$monitor</code>	Print on change	<code>\$monitor("%t %d", \$time, q)</code>
<code>\$finish</code>	End simulation	<code>\$finish;</code>
<code>\$stop</code>	Pause sim	<code>\$stop;</code>
<code>\$dumpfile</code>	VCD filename	<code>\$dumpfile("out.vcd")</code>
<code>\$dumpvars</code>	Dump signals	<code>\$dumpvars(0, tb)</code>
<code>\$readmemh</code>	Load hex to mem	<code>\$readmemh("file.hex", mem)</code>
<code>\$random</code>	Random number	<code>data = \$random % 256</code>

17 Compiler Directives



Verilog

```
1  `timescale 1ns / 1ps           // unit / precision
2  `default_nettype none          // catch undeclared wires (BEST PRACTICE)
3
4  `define CLK_PERIOD 10
5  `define TRUE 1'b1
6  `define FALSE 1'b0
7
8  `include "definitions.vh"
9
10 `ifdef SIMULATION
11     initial $display("SIMULATION mode");
12 `elsif FPGA_TARGET
13     // FPGA-specific instantiation
14 `else
15     // ASIC path
16 `endif
17
18 `ifndef MY_DEFINES_VH
19 `define MY_DEFINES_VH
20     // guard to prevent double-include
21 `endif
22
23 always #(`CLK_PERIOD/2) clk = ~clk; // uses define
```

18 Memory Modeling



Synchronous RAM

Verilog

```
1  module spram #(parameter AW=8, DW=8) (  
2      input          clk, we,  
3      input  [AW-1:0]  addr,  
4      input  [DW-1:0]  wdata,  
5      output reg [DW-1:0] rdata  
6  );  
7      reg [DW-1:0] mem [0:(2**AW)-1];  
8      always @(posedge clk) begin  
9          if (we) mem[addr] <= wdata;  
10         rdata <= mem[addr];  
11     end  
12 endmodule
```

ROM with File Load

Verilog

```
1  module rom_256x8 (input [7:0] addr, output reg [7:0] data);  
2      reg [7:0] rom_mem [0:255];  
3      initial $readmemh("rom.hex", rom_mem);  
4      always @(*) data = rom_mem[addr];  
5  endmodule
```

Synchronous FIFO

Verilog

```
1 module fifo #(parameter DW=8, DEPTH=16) (  
2     input      clk, rst_n,  
3     input      wr_en, rd_en,  
4     input  [DW-1:0] din,  
5     output reg [DW-1:0] dout,  
6     output      full, empty  
7 );  
8     localparam PTR_W = $clog2(DEPTH);  
9     reg [DW-1:0] mem [0:DEPTH-1];  
10    reg [PTR_W:0] wr_ptr, rd_ptr, count;  
11  
12    assign full = (count == DEPTH);  
13    assign empty = (count == 0);  
14  
15    always @(posedge clk or negedge rst_n) begin  
16        if (!rst_n) begin  
17            wr_ptr<=0; rd_ptr<=0; count<=0;  
18        end else begin  
19            if (wr_en && !full) begin mem[wr_ptr[PTR_W-1:0]] <= din; wr_ptr<=wr_ptr+1; count<=count+1;  
20            if (rd_en && !empty) begin dout <= mem[rd_ptr[PTR_W-1:0]]; rd_ptr<=rd_ptr+1; count<=count-1;  
21        end  
22    end  
23 endmodule
```

CDC 2-FF Synchronizer

Verilog

```
1 module cdc_sync #(parameter STAGES=2) (  
2     input clk_dst, rst_n, async_in,  
3     output sync_out  
4 );  
5     reg [STAGES-1:0] sync_ff;  
6     always @(posedge clk_dst or negedge rst_n) begin  
7         if (!rst_n) sync_ff <= {STAGES{1'b0}};  
8         else sync_ff <= {sync_ff[STAGES-2:0], async_in};  
9     end  
10    assign sync_out = sync_ff[STAGES-1];  
11 endmodule
```

19.1 UART Transmitter


```

1  module uart_tx #(parameter CLK_FREQ=50_000_000, BAUD=115200) (
2      input      clk, rst_n,
3      input      tx_valid,
4      input  [7:0] tx_data,
5      output reg  tx,
6      output reg  tx_ready
7  );
8      localparam CLKS_PER_BIT = CLK_FREQ / BAUD; // ~434 for 50MHz/115200
9      localparam [2:0] IDLE=0, START=1, DATA=2, STOP=3;
10
11     reg [2:0] state;
12     reg [15:0] clk_cnt;
13     reg [2:0] bit_idx;
14     reg [7:0] tx_shift;
15
16     always @(posedge clk or negedge rst_n) begin
17         if (!rst_n) begin
18             state<=IDLE; tx<=1; tx_ready<=1; clk_cnt<=0; bit_idx<=0;
19         end else begin
20             case (state)
21                 IDLE: begin
22                     tx<=1; tx_ready<=1; clk_cnt<=0;
23                     if (tx_valid) begin
24                         tx_shift<=tx_data; tx_ready<=0; state<=START;
25                     end
26                 end
27                 START: begin
28                     tx<=0; // start bit
29                     if (clk_cnt==CLKS_PER_BIT-1) begin clk_cnt<=0; state<=DATA; end
30                     else clk_cnt<=clk_cnt+1;
31                 end
32                 DATA: begin
33                     tx<=tx_shift[bit_idx];
34                     if (clk_cnt==CLKS_PER_BIT-1) begin
35                         clk_cnt<=0;
36                         if (bit_idx==7) begin bit_idx<=0; state<=STOP; end
37                         else bit_idx<=bit_idx+1;
38                     end else clk_cnt<=clk_cnt+1;
39                 end
40                 STOP: begin
41                     tx<=1; // stop bit
42                     if (clk_cnt==CLKS_PER_BIT-1) begin
43                         clk_cnt<=0; tx_ready<=1; state<=IDLE;
44                     end else clk_cnt<=clk_cnt+1;
45                 end

```

19.2 SPI Master (CPOL=0 CPHA=0)

```

1  module spi_master #(parameter CLK_DIV=4) (
2      input      clk, rst_n, start,
3      input  [7:0] mosi_data,
4      output reg  mosi, sclk, cs_n,
5      input      miso,
6      output reg  [7:0] miso_data,
7      output reg  done
8  );
9      reg [3:0] bit_cnt;
10     reg [7:0] shift_reg;
11     reg [2:0] clk_div;
12     reg      active;
13
14     always @(posedge clk or negedge rst_n) begin
15         if (!rst_n) begin
16             sclk<=0; cs_n<=1; mosi<=0; done<=0; active<=0; bit_cnt<=0;
17         end else begin
18             done<=0;
19             if (!active && start) begin
20                 active<=1; cs_n<=0; shift_reg<=mosi_data; bit_cnt<=0; clk_div<=0;
21             end else if (active) begin
22                 clk_div<=clk_div+1;
23                 if (clk_div==CLK_DIV/2-1) begin
24                     sclk<=~sclk;
25                     if (!sclk) begin // rising edge – sample MISO
26                         miso_data<={miso_data[6:0],miso};
27                     end else begin // falling edge – shift MOSI
28                         mosi<=shift_reg[7]; shift_reg<={shift_reg[6:0],1'b0};
29                         if (bit_cnt==7) begin
30                             active<=0; cs_n<=1; done<=1;
31                         end else bit_cnt<=bit_cnt+1;
32                     end
33                     clk_div<=0;
34                 end
35             end
36         end
37     end
38 endmodule

```

19.3 Interrupt Controller (8-source priority)

```

1  module interrupt_ctrl #(parameter N=8) (
2      input          clk, rst_n,
3      input  [N-1:0]  irq_lines,    // interrupt request lines
4      input  [N-1:0]  irq_mask,     // 1 = masked (disabled)
5      input          irq_ack,       // CPU acknowledges interrupt
6      output reg [N-1:0] irq_pending, // pending interrupt register
7      output reg [$clog2(N)-1:0] irq_id, // ID of highest-priority active IRQ
8      output reg      irq_out       // interrupt request to CPU
9  );
10  wire [N-1:0] irq_active = irq_pending & ~irq_mask;
11  integer i;
12
13  // Latch rising edges of IRQ lines
14  always @(posedge clk or negedge rst_n) begin
15      if (!rst_n) begin
16          irq_pending <= {N{1'b0}};
17      end else begin
18          // Set on rising edge of irq_lines
19          irq_pending <= irq_pending | irq_lines;
20          // Clear acknowledged IRQ
21          if (irq_ack) irq_pending[irq_id] <= 1'b0;
22      end
23  end
24
25  // Priority encoder – IRQ 0 = highest priority
26  always @(*) begin
27      irq_out = 1'b0;
28      irq_id  = {$clog2(N){1'b0}};
29      for (i = N-1; i >= 0; i = i-1) begin
30          if (irq_active[i]) begin
31              irq_out = 1'b1;
32              irq_id  = i[$clog2(N)-1:0];
33          end
34      end
35  end
36  endmodule

```

19.4 DMA Controller (Single-Channel)

```

1  module dma_ctrl (
2      input      clk, rst_n,
3      // CPU programming interface
4      input      cfg_wr,
5      input  [1:0]  cfg_addr,
6      input  [31:0] cfg_data,
7      // DMA trigger
8      input      dma_req,
9      output reg   dma_ack,
10     // Bus master interface
11     output reg    bus_req,
12     input         bus_gnt,
13     output reg [31:0] bus_addr,
14     output reg [31:0] bus_wdata,
15     output reg    bus_we,
16     input  [31:0] bus_rdata,
17     input         bus_ready,
18     output reg    dma_done
19 );
20     localparam IDLE=2'd0, WAIT_GNT=2'd1, TRANSFER=2'd2, DONE=2'd3;
21     reg [1:0] state;
22     reg [31:0] src_addr, dst_addr;
23     reg [15:0] length, cnt;
24
25     // CPU writes config registers
26     always @(posedge clk) begin
27         if (cfg_wr) begin
28             case (cfg_addr)
29                 2'd0: src_addr <= cfg_data;
30                 2'd1: dst_addr <= cfg_data;
31                 2'd2: length  <= cfg_data[15:0];
32             endcase
33         end
34     end
35
36     // DMA state machine
37     always @(posedge clk or negedge rst_n) begin
38         if (!rst_n) begin
39             state<=IDLE; bus_req<=0; dma_done<=0; cnt<=0;
40         end else begin
41             dma_done<=0; dma_ack<=0;
42             case (state)
43                 IDLE: begin
44                     if (dma_req) begin
45                         dma_ack<=1; cnt<=0; bus_req<=1; state<=WAIT_GNT;

```

19.5 Simple 8-bit CPU with Interrupts

```

1  // Simplified 8-bit CPU – Fetch-Decode-Execute + Interrupt
2  module cpu8 (
3      input          clk, rst_n,
4      // Memory interface
5      output reg [7:0] mem_addr,
6      input          [7:0] mem_data,
7      output reg [7:0] mem_wdata,
8      output reg      mem_we,
9      // Interrupt
10     input          irq,
11     output reg      irq_ack
12 );
13 // Registers
14 reg [7:0] acc;          // accumulator
15 reg [7:0] pc;           // program counter
16 reg [7:0] ir;           // instruction register
17 reg [7:0] sp;           // stack pointer
18 reg      ie;            // interrupt enable flag
19 reg      carry_flag;
20
21 // Opcodes
22 localparam NOP = 8'h00, LOAD = 8'h01, STORE= 8'h02;
23 localparam ADD = 8'h03, AND = 8'h04, OR = 8'h05;
24 localparam JMP = 8'h06, JZ = 8'h07, EI = 8'h08;
25 localparam DI = 8'h09, RETI = 8'h0A;
26
27 // States
28 localparam [2:0] S_FETCH=0, S_DECODE=1, S_EXEC=2,
29                 S_MEM=3, S_INT=4;
30 reg [2:0] state;
31 reg [7:0] operand;
32
33 always @(posedge clk or negedge rst_n) begin
34     if (!rst_n) begin
35         pc<=8'h00; acc<=0; sp<=8'hFF; ie<=0;
36         irq_ack<=0; state<=S_FETCH; mem_we<=0;
37     end else begin
38         mem_we<=0; irq_ack<=0;
39         case (state)
40             S_FETCH: begin
41                 mem_addr<=pc; ir<=mem_data; pc<=pc+1;
42                 // Check for interrupt before decode
43                 if (irq && ie) state<=S_INT;
44                 else          state<=S_DECODE;
45             end

```

19.6 I2C Master Controller (simplified)

```

1  module i2c_master (
2      input      clk, rst_n,
3      input      start_xfer,
4      input  [6:0] slave_addr,
5      input      rw,          // 0=write 1=read
6      input  [7:0] wdata,
7      output reg [7:0] rdata,
8      output reg  done, ack_err,
9      inout      sda,          // open-drain bidirectional
10     output reg  scl
11 );
12     // SCL divider: assume clk/4 = SCL frequency
13     localparam [2:0] IDLE=0, START=1, ADDR=2, ACK=3, DATA=4, STOP=5;
14     reg [2:0] state;
15     reg [3:0] bit_cnt;
16     reg [7:0] shift_reg;
17     reg      sda_out, sda_oe;
18
19     assign sda = sda_oe ? sda_out : 1'bz; // open-drain
20
21     always @(posedge clk or negedge rst_n) begin
22         if (!rst_n) begin
23             scl<=1; sda_out<=1; sda_oe<=1; state<=IDLE; done<=0;
24         end else begin
25             done<=0; ack_err<=0;
26             case (state)
27                 IDLE: begin
28                     scl<=1; sda_out<=1; sda_oe<=1;
29                     if (start_xfer) begin
30                         sda_out<=0; state<=START; // START: SDA low while SCL high
31                         shift_reg<={slave_addr, rw}; bit_cnt<=7;
32                     end
33                 end
34                 START: begin
35                     scl<=0; state<=ADDR;
36                 end
37                 ADDR: begin
38                     sda_out<=shift_reg[7]; scl<=~scl;
39                     if (scl) begin
40                         shift_reg<={shift_reg[6:0], 1'b0};
41                         if (bit_cnt==0) begin sda_oe<=0; state<=ACK; end
42                         else bit_cnt<=bit_cnt-1;
43                     end
44                 end
45                 ACK: begin

```

19.7 VGA Sync Controller (640×480 @ 60 Hz)

Verilog

```
1  module vga_sync (
2      input      clk_25MHz, rst_n,      // 25.175 MHz pixel clock
3      output reg  hsync, vsync,
4      output reg  display_on,
5      output reg  [9:0] pixel_x, pixel_y
6  );
7      // 640x480 @60Hz timing
8      localparam H_ACTIVE=640, H_FP=16, H_SYNC=96, H_BP=48; // total=800
9      localparam V_ACTIVE=480, V_FP=11, V_SYNC=2, V_BP=31; // total=524
10
11     reg [9:0] h_cnt, v_cnt;
12
13     always @(posedge clk_25MHz or negedge rst_n) begin
14         if (!rst_n) begin
15             h_cnt<=0; v_cnt<=0; hsync<=1; vsync<=1;
16         end else begin
17             // Horizontal counter
18             if (h_cnt == H_ACTIVE+H_FP+H_SYNC+H_BP-1) begin
19                 h_cnt<=0;
20                 if (v_cnt==V_ACTIVE+V_FP+V_SYNC+V_BP-1) v_cnt<=0;
21                 else v_cnt<=v_cnt+1;
22             end else h_cnt<=h_cnt+1;
23
24             // Sync pulses (active low)
25             hsync <= ~(h_cnt >= H_ACTIVE+H_FP && h_cnt < H_ACTIVE+H_FP+H_SYNC);
26             vsync <= ~(v_cnt >= V_ACTIVE+V_FP && v_cnt < V_ACTIVE+V_FP+V_SYNC);
27
28             display_on <= (h_cnt < H_ACTIVE) && (v_cnt < V_ACTIVE);
29             pixel_x    <= h_cnt;
30             pixel_y    <= v_cnt;
31         end
32     end
33 endmodule
```

Project Roadmap

Week	Project	Skills Mastered
1	Logic gates, Half/Full Adder	assign, module, ports
2	MUX 2:1, 4:1, Priority Encoder	case, ternary, casez
3	4-bit Ripple Carry Adder	Hierarchy, instantiation
4	D/JK/SR Flip-flops	posedge, negedge, async reset
5	N-bit Counter (up/down/mod)	Parameters, enable, modulo
6	8-bit Shift Register (SIPO/PISO)	Concatenation, serial I/O
7	8-bit ALU with flags	Arithmetic, overflow, carry
8	Traffic Light / Vending FSM	3-block FSM, state encoding
9	UART TX + RX	Baud rate, start/stop bits
10	SPI Master	CPOL/CPHA, shift register
11	I2C Master	Open-drain, ACK, bit-banging
12	Synchronous FIFO	Circular buffer, full/empty flags
13	Interrupt Controller	Priority encoder, masking, pending
14	DMA Controller	Bus arbitration, burst transfer
15-18	Simple 8-bit CPU	Fetch-Decode-Execute, ISR
19-22	VGA Controller + framebuffer	Pixel clock, sync timing
23-30	RISC-V RV32I Core (optional)	Pipeline, hazards, branch

RTL Module Template

Verilog

```
1  `timescale 1ns/1ps
2  `default_nettype none
3
4  module my_rtl #(
5      parameter DW = 8,
6      parameter AW = 4
7  ) (
8      input          clk,
9      input          rst_n,
10     input  [DW-1:0] data_in,
11     input          valid_in,
12     output reg [DW-1:0] data_out,
13     output reg      valid_out
14 );
15     wire [DW-1:0] processed;
16     assign processed = data_in + 1;
17
18     always @(posedge clk or negedge rst_n) begin
19         if (!rst_n) begin
20             data_out <= {DW{1'b0}};
21             valid_out <= 1'b0;
22         end else begin
23             data_out <= processed;
24             valid_out <= valid_in;
25         end
26     end
27 endmodule
```

Testbench Template

```
1  `timescale 1ns/1ps
2  module tb_my_rtl;
3      reg  clk=0, rst_n=0, valid_in=0;
4      reg  [7:0] data_in_t=0;
5      wire [7:0] data_out_t;
6      wire      valid_out_t;
7
8      my_rtl #(.DW(8)) dut (
9          .clk(clk), .rst_n(rst_n),
10         .data_in(data_in_t), .valid_in(valid_in),
11         .data_out(data_out_t), .valid_out(valid_out_t)
12     );
13
14     always #5 clk = ~clk; // 100 MHz
15
16     initial begin
17         $dumpfile("out.vcd"); $dumpvars(0, tb_my_rtl);
18         #22 rst_n=1;
19         @(posedge clk); data_in_t=8'hAA; valid_in=1;
20         @(posedge clk); data_in_t=8'h55;
21         #50; $finish;
22     end
23 endmodule
```

12 Golden Rules

#	Rule	Why It Matters
1	Use = in combinational always	Executes in order, no race
2	Use <= in clocked always	Simultaneous assignment, no race
3	Never mix = and <= in same block	Undefined simulation results
4	Use @(*) sensitivity list	Catches all inputs automatically
5	Always include default in case	Prevents unwanted latches
6	Assign defaults before if-else	No latch inference
7	`default_nettype none at top	Catches undeclared wires
8	Use named port mapping .port(sig)	Prevents silent mis-connections
9	output reg if driven by always	Language requirement
10	Parameters for all constants	Enables reuse
11	Write testbench before trusting design	Bugs caught in sim, not silicon
12	localparam for FSM state values	Prevents accidental override

Free Tools: EDA Playground (browser, no install) · Icarus Verilog + GTKWave (open-source) · Vivado WebPack (Xilinx FPGA) · Quartus Prime Lite (Intel FPGA)

■ **Tip:** Simulate every concept the same day. 30 minutes of hands-on beats 3 hours of reading. If it does not simulate correctly, it will NOT work in hardware.

Designed By Naravamakula Karthik Reddy · Verilog HDL Complete Notes